MetadataShow full item record
A synchronization solution is developed in order to allow finer grained segmentation of clock domains on a chip. This solution incorporates computation into the synchronization overhead time and is called Gradual Synchronization. With Gradual Synchronization as a synchronization method the design space of a chip could easily mix both asynchronous and synchronous blocks of logic, paving the way for wider use of asynchronous logic design.
Albonesi, David H.; Martinez, Jose F.
Ph. D., Electrical Engineering
Doctor of Philosophy
dissertation or thesis