Cornell University
Library
Cornell UniversityLibrary

eCommons

Help
Log In(current)
  1. Home
  2. Cornell Computing and Information Science
  3. Computer Science
  4. Computer Science Technical Reports
  5. Compiling Joy Into Silicon: a Formally Verified Compiler forDelay-Insensitive Circuits

Compiling Joy Into Silicon: a Formally Verified Compiler forDelay-Insensitive Circuits

File(s)
96-1566.pdf (374.27 KB)
96-1566.ps (548.37 KB)
Permanent Link(s)
https://hdl.handle.net/1813/7223
Collections
Computer Science Technical Reports
Author
Weber, Sam
Bloom, Bard
Brown, Geoffrey
Abstract

Manually designing delay-insensitive electronic circuits has proven to be difficult in practice. As an alternative, we designed and implemented a compiler that automatically produces such circuits. The source language for the compiler is a language called "Joy", which is a simple but complete parallel language with a syntax similar to that of many procedural languages. The compiler's output is a netlist suitable for input into standard place-and-route tools. In this paper, we present the highlights of the compilation algorithm, and the proof of correctness for it. This is among the first formally verified algorithms for compiling a general language into circuits.

Date Issued
1996-01
Publisher
Cornell University
Keywords
computer science
•
technical report
Previously Published as
http://techreports.library.cornell.edu:8081/Dienst/UI/1.0/Display/cul.cs/TR96-1566
Type
technical report

Site Statistics | Help

About eCommons | Policies | Terms of use | Contact Us

copyright © 2002-2026 Cornell University Library | Privacy | Web Accessibility Assistance