Self-Timed Length-Adaptive Arithmetic
No Access Until
2025-09-15
Permanent Link(s)
Collections
Other Titles
Authors
Abstract
Diminishing returns in technology scaling has motivated a resurgence of exploration into new computer architectures. While Coarse Grained Reconfigurable Arrays show promise in accelerating commonly used complex operations, their overall capacity remains fairly limited. While there is pressure on general purpose systems to support wide operations, the typicalworkload mostly exercises the lower 10 to 15 bits. This leaves most of the array on and unused during normal operation. This thesis presents adaptive digit-serial arithmetic as a plug-and-play method to support a variety of bitwidth requirements, showing decreased energy and area alongside increased throughput.
Journal / Series
Volume & Issue
Description
253 pages
Sponsorship
Date Issued
2020-12
Publisher
Keywords
Adaptive; Arithmetic; Asynchronous; Serial
Location
Effective Date
Expiration Date
Sector
Employer
Union
Union Local
NAICS
Number of Workers
Committee Chair
Manohar, Rajit
Committee Co-Chair
Committee Member
Batten, Christopher
Zhang, Zhiru
Zhang, Zhiru
Degree Discipline
Electrical and Computer Engineering
Degree Name
Ph. D., Electrical and Computer Engineering
Degree Level
Doctor of Philosophy
Related Version
Related DOI
Related To
Related Part
Based on Related Item
Has Other Format(s)
Part of Related Item
Related To
Related Publication(s)
Link(s) to Related Publication(s)
References
Link(s) to Reference(s)
Previously Published As
Government Document
ISBN
ISMN
ISSN
Other Identifiers
Rights
Rights URI
Types
dissertation or thesis