eCommons

 

CHAMELEON SHARED MEMORY: IMPLEMENTING A THIN ARCHITECTURAL LAYER TO SUPPORT SHARED MEMORY ACROSS MULTIPLE BLADES

Other Titles

Abstract

Highly integrated SMPs can execute a broad range of workloads, but are expensive and monolithic. It is difficult incrementally to add processing power to a highly integrated SMP, which requires the system to be large enough to handle all possible workloads. This can be unnecessarily expensive and wasteful when executing tasks that do not require such computational power. Clusters are cheap and modular, but cannot execute the same workloads, and are more difficult to manage. Although it is easier incrementally to add more processors to a cluster, communication time between processors is much larger, and running applications with high interprocessor communication is not feasible. Clusters must use message passing instead of shared memory, and managing a large cluster can be difficult, due to the extensive system administration required for many individual systems. We present a system that gives us the best of both worlds: modular and scalable systems that are easy to manage and can execute a broad range of applications.

Journal / Series

Volume & Issue

Description

Sponsorship

Date Issued

2007-09-05T17:17:36Z

Publisher

Keywords

Location

Effective Date

Expiration Date

Sector

Employer

Union

Union Local

NAICS

Number of Workers

Committee Chair

Committee Co-Chair

Committee Member

Degree Discipline

Degree Name

Degree Level

Related Version

Related DOI

Related To

Related Part

Based on Related Item

Has Other Format(s)

Part of Related Item

Related To

Related Publication(s)

Link(s) to Related Publication(s)

References

Link(s) to Reference(s)

Previously Published As

Government Document

ISBN

ISMN

ISSN

Other Identifiers

Rights

Rights URI

Types

dissertation or thesis

Accessibility Feature

Accessibility Hazard

Accessibility Summary

Link(s) to Catalog Record